

Hind Photostat & Book Store

Best Quality Classroom Topper Hand Written Notes to Crack GATE, IES, PSU's & Other Government Competitive/ Entrance Exams

MADE EASY

Computer Science Engineering / IT Toppers Handwritten Notes Computer Organization By-Sagar sir

- Theory
- Explanation
- Derivation
- Example
- Shortcuts
- Previous Years Question With Solution

Visit us:-www.hindphotostat.com

Courier Facility All Over India (DTDC & INDIA POST) Mob-9311989030



MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX

ESE, GATE, PSU BEST QUALITY TOPPER HAND WRITTEN NOTES MINIMUM PRICE AVAILABLE @ OUR WEBSITE

1. ELECTRONICS ENGINEERING 3.MECHANICAL ENGINEERING 5.INSTRUMENTION ENGINEERING **2. ELECTRICAL ENGINEERING**

- 4. CIVIL ENGINEERING
- 6. COMPUTER SCIENCE

IES , GATE , PSU TEST SERIES AVAILABLE @ OUR WEBSITE

- IES PRELIMS & MAINS
- ✤ GATE
- **>** NOTE;- ALL ENGINEERING BRANCHS

> ALL <u>PSUs</u> PREVIOUS YEAR QUESTION PAPER @ OUR WEBSITE

PUBLICATIONS BOOKS -

MADE EASY, IES MASTER, ACE ACADEMY, KREATRYX, GATE ACADEMY, ARIHANT, GK

RAKESH YADAV, KD CAMPUS , FOUNDATION , MC – GRAW HILL (TMH) , PEARSON...OTHERS

HEAVY DISCOUNTS BOOKS AVAILABLE @ OUR WEBSITE

F230, Lado Sarai New Delhi-110030 Phone: 9311 989 030 Shop No: 46 100 Futa M.G. Rd Near Made Easy Ghitorni, New Delhi-30 Phone:9711475393 F518 Near Kali Maa Mandir Lado Sarai New Delhi-110030 Phone: 9560 163 471 Shop No.7/8 Saidulajab Market Neb Sarai More, Saket, New Delhi-30

Website: <u>www.hindPhotostat.com</u> Contact Us: 9311 989 030 Courier Facility All Over India (DTDC & INDIA POST)

- 72 Computer Organization 10 marks syllabus: Module 1: computer architecture Module 2: computer organization. Ref Books: 1 computer architecture & organigization. - Morris Mano. (Hardware design) 2. computer orgn. - william stallings. Faculty: Pingili sagar enail: sagar 262003 @ yahoo. co. in. Reywords: computer: computer is a computational Machine used to process the data. under the control of a capplication program. Therefore system junctionality is program execution.) comp uter output \bigcirc riput computer pata.)pata program (program which is initiated by user) 9 . `) program: program is a sequence of instructions along with the data. ं 3 -> Instruction, Program bata Instruction: sns ruction is a binary wde which is designed inside the processor confirm some task. to Binary - Bind - operation with. cod e ð -

Eq: if (P(-'x') supports 8 different operation then opcode: = $\log_2 8 = 3bit$.

einary (opcode)	operation	
000.	+ pecided b	s q
001	- Decided E	nve
010	* (ROM.)	
	ionnol 7 unit	
1 1 1	AND	

9 0

 \bigcirc

 \bigcirc

9

0

()

 \bigcirc

 \bigcirc

0

 \bigcirc

0

0

 \mathbf{O}

0

 \bigcirc

Ö

 \bigcirc

٢

0

٢

 \bigcirc

()

 \odot

.)

: ```

-)

ر .

9 P

0

0

6

0

0

0

9

0

۲

0

٢

 \bigcirc

۲


a


Encoding process: n signals given How many bits required to process signals log2n.

<u>Decoding process</u>: noits are given, now many operation can be performed by computer: 2n' operation.

Designer view:


11





(1) <u>Pata</u>: st is a Binary code which is associated with a ා value based on the bata format. Binary wde - Bind with - value -3, traction (101)2= <u>eq</u> : 5. -1 - 2 ್ರಾ 1 $\overline{}$ ર ۱ O 1 0 1 \bigcirc L $\{ \}$ Ч toating point ٢ 5 format О 0 \bigcirc 101 0 101→010(2). 0 101=-3 $101 \rightarrow 010^{-1}$ 0 + 1 \bigcirc 011(3) \bigcirc \bigcirc bata Representation: \bigcirc Data Formats \bigcirc Ô \bigcirc 6 Floating point. yixed point \bigcirc pata. batd. 0 9 pouble single precision complement ۲ Magnitude. 0 precision. (32-bit format). For mat. (64-bit Format ()Format) ۲ L <u>ن</u>) a's complement 1's complement signed 0 unsigned :) Format Format Magnitude. (+ いと ま - いと format (+ve & -ve bata) 0 format. Data) (+ in \$ - or para) **__**) s, 0 .) lsb \$ -(2ⁿ⁻¹_1) to 5-(2n-1) to ×188 6 + (2ⁿ⁻ⁱ_1) + (21-1-1)} j. valle. nbit Range :: Bign ζ ο το (2ⁿ-1) 9 ٢ t $\{-(2^{n-1} 1) to(2^{n-1} - 1)\}$.) 0 () ľ, **(**)

 , 	.NK					J.R.	
		······································			•" 		
	Fixed point bata						
	4 Bit Binary.	unsigned bata	sign Magnitude	1's comple- - ment	2's complement		
	$\begin{array}{c} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 &$	- 6 /			$ \begin{array}{r} + 0 \\ + 1 \\ + 2 \\ + 3 \\ + 4 \\ + 5 \\ + 6 \\ + 7 \\ - 8 \\ - 7 $		
	$ \begin{array}{c} 1000 = \\ 000 \\ 111 \\ +1 \\ 1000 1 1 1 1 1 $	- 8 -	$\begin{array}{c} 0 & 0 & 0 \\ 1 & 0 & 0 \\ \frac{1}{1} & 0 \\ \frac{1}{111} & 0 \\ 1 & 1 & 1 \\ 1 & 1 & 1 \\ \end{array}$				
			ananananan kananan karan k		3		



.....

. Ne.

NOTE : (nbit) * (nbit) = anbit.Register pair is used to report the result ques: wrider the tollowing Multiputation. $(10 \omega 12)_{2} * (15)_{10} = (Y01011001)_{2}$ what are the value of w, Y, & z variables? $(15)_{10} = (1111)_{3}$ 1111. 10 w 1Z× 2.1 2 10 W 1Z. 10 1 Z X 2 1 Z X X 1104 10 4 1 Z, X X Y (101011001)2 1010 1001 3 4=1 (7 = 1)1+2 = 1+1= 0 1 carry. Now replace z with 1. iz [w=0). yor [1+w+1+1=0] NOW: 1+0+1+1=3(11) Not matching iy (w=1) matching 1+1+1+1 = 4 (100) L. + carry(2) w=1 NOTE: In a Mannual Multiplication process, & limitations present (1) Requires More Registers to Hold the partial product (2) summation process become complex in the H/W Therefore optimization required that is accumulated addition. pesuiped in How chart

ා

ු

 $\overline{}$

 \bigcirc

 \bigcirc

9

 \bigcirc

 \bigcirc

 \odot

ී

6)

(

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

 \bigcirc

<u>(</u>)

3

 \bigcirc

.

-

9

0

0)

0

3

٢

٢

۲

٨

٢

۲

٢

0

ෝ

9

ji j